
1st Named Inventor: Carl M. Ellison Application No.: 09/538,954 Docket N

Docket No.: 42390P8107

Sheet: 1/8






1st Named Inventor: Carl M. Ellison Application No.: 09/538,954 Docket N

Docket No.: 42390P8107


Sheet: 2/8



1st Named Inventor: Carl M. Ellison

Application No.: 09/538,954 Docket No.: 42390P8107


Sheet: 3/8



REPLACEMENT SHEET
Title: GENERATING ISOLATED BUS CYCLES FOR ISOLATED
EXECUTION
1st Named Inventor: Carl M. Ellison
Application No.: 09/538,954 Docket No.: 42390P8107


- 4,

Sheet: 4/8



REPLACEMENT SHEET Title: GENERATING ISOLATED BUS CYCLES FOR ISOLATED EXECUTION 1st Named Inventor: Carl M. Ellison Application No.: 09/538,954 Docket No.: 42390P8107

Sheet: 5/8



REPLACEMENT SHEET

Title: GENERATING ISOLATED BUS CYCLES FOR ISOLATED


EXECUTION

1st Named Inventor: Carl M. Ellison

Application No.: 09/538,954

Docket No.: 42390P8107

Sheet: 6/8



1st Named Inventor: Carl M. Ellison

Sheet: 7/8




FIG. 4

TITLE: GENERATING ISOLATED BUS CYCLES FOR ISOLATED EXECUTION

1st Named Inventor: Carl M. Ellison

Application No.: 09/538,954 Docket No.: 42390P8107

. _____<u>!</u>

Sheet: 8/8

500 **START DEFINE ISOLATED AREA USING** 510 ISOLATED SETTING (E.G., ISOLATED MASK AND **BASE VALUES)** 520 ASSERT EXECUTION MODE WORD IN PROCESSOR CONTROL REGISTER TO CONFIGURE PROCESSOR IN ISOLATED EXECUTION MODE 535 530 IS **GENERATE FAILURE PHYSICAL** OR FAULT CONDITION NO **ADDRESS WITHIN** OR ACCESS NON-**ISOLATED MEMORY** ISOLATED MEMORY AREA? AREA IF ALLOWED 540 YES ASSERT ISOLATED ACCESS SIGNAL **ENABLED ENTRY/ MEMORY** WITHDRAWAL **WHAT** REFERENCE STATE IS ACCESS TYPE? 550 INPUT/OUTPUT 560 570 580 **REFERENCE GENERATE DATA** GENERATE CONTROL **GENERATE THREAD ACCESS CYCLE ACCESS CYCLE ACCESS TYPE END** FIG. 5